## **RETRACTED – SECURITY BREAK DISCOVERED**

This manuscript is obsolete. For details, see the break analysis by Liam Eagen and Fairgate.

# BitVM3: Efficient Computation on Bitcoin

#### Robin Linus

#### July 16, 2025

#### Abstract

BitVM3 is a protocol for verifying SNARK proofs on Bitcoin that dramatically reduces the on-chain footprint of its predecessor, BitVM2. By leveraging optimistic computation with a garbled circuit, BitVM3 shifts the burden of verification off-chain. This design enables an evaluator to generate a compact fraud proof in the event of a dispute. The resulting on-chain transactions are highly efficient: the assertion transaction is approximately 56 kB, while the disproval transaction is just 200 bytes, reducing the on-chain cost of a dispute by over 1,000 times compared to the previous design.

### 1 Introduction

BitVM3 significantly enhances the on-chain efficiency of SNARK proof verification on Bitcoin. It addresses the primary drawback of BitVM2, where the 'assertTx' and 'disproveTx' were large (2-4 MB). In contrast, BitVM3 reduces the 'assertTx' to about 56 kB and the 'disproveTx' to a mere 200 bytes.

The core principle remains optimistic computation and the overall transaction graph remains unchanged. However, instead of using Bitcoin Script for on-chain computation, BitVM3 employs a garbled circuit to shift the computation off-chain. This circuit is designed to conditionally reveal a secret, which acts as a fraud proof, only if the garbler provides an invalid SNARK proof. This approach builds upon ideas from Jeremy Rubin and Liam Eagen.

## 2 Computing Gate Labels

The garbling scheme is founded on an RSA-based system.

- **Public Parameters:** The garbler selects and publishes an RSA modulus  $N = P \cdot Q = (2p+1)(2q+1)$  (a product of two safe primes) and five public exponents:  $e, e_1, e_2, e_3, e_4$ . These exponents must be invertible modulo  $\frac{\phi(N)}{4} = p \cdot q$ , and for performance, small primes (e.g., 3, 5, 7, 11, 13) are suitable. Let their inverses be  $d, d_1, d_2, d_3, d_4$ . Additionally, the derived exponent  $h \equiv (e_1e_4d_2 e_3) \pmod{pq}$  must also be invertible.
- Label Generation: Using the secret trapdoor  $\phi(N)$ , the garbler computes the secret input wire labels  $a_0, a_1, b_0, b_1 \in C_{pq} \subset (\mathbb{Z}/N\mathbb{Z})^*$  by solving the following system for output labels  $c_0, c_1 \in C_{pq} \subset (\mathbb{Z}/N\mathbb{Z})^*$ :

$$a_0^e \cdot b_0^{e_1} \equiv c_0 \pmod{N}$$

$$a_0^e \cdot b_1^{e_2} \equiv c_0 \pmod{N}$$

$$a_1^e \cdot b_0^{e_3} \equiv c_0 \pmod{N}$$

$$a_1^e \cdot b_1^{e_4} \equiv c_1 \pmod{N}$$

The knowledge of pq allows the garbler to efficiently find a unique solution. The explicit solutions for the secret input labels are:

$$b_0 \equiv (c_1 c_0^{-1})^{h^{-1}} \pmod{N}$$
  

$$b_1 \equiv b_0^{e_1 d_2} \pmod{N}$$
  

$$a_0 \equiv c_0^d \cdot b_0^{-e_1 d} \pmod{N}$$
  

$$a_1 \equiv c_0^d \cdot b_0^{-e_3 d} \pmod{N}$$

#### 2.1 Setup for Tree Circuits (Backward Pass)

For a circuit with a tree structure (fan-out of 1), the garbler generates labels by working backward from the final output gate.

- 1. For the final gate G', choose output labels  $c'_0, c'_1$  and solve for its input labels  $(a'_0, a'_1, b'_0, b'_1)$ .
- 2. For a preceding gate G whose output feeds into the first input wire of G', its output labels are determined by G''s requirements:  $c_0 = a'_0$  and  $c_1 = a'_1$ .
- 3. Solve for gate G's input labels  $(a_0, a_1, b_0, b_1)$  using these newly defined  $c_0, c_1$ .
- 4. This process is repeated backward through the circuit. Since each gate feeds into exactly one subsequent gate, the output labels for every gate are uniquely determined.

### **2.2** Limitation of the Base Scheme: Fan-out > 1

The backward-pass setup fails for general circuits where a wire's fan-out is greater than one. Consider a gate G's output wire feeding into both gate G' (requiring input label  $a'_k$ ) and gate G'' (requiring input label  $b''_k$ ). The labels  $a'_k$  and  $b''_k$  are determined independently by the structures of G' and G'' respectively, meaning in general  $a'_k \neq b''_k$ . Gate G, however, can only produce a single output label  $c_k$ . This creates an impossible constraint where  $c_k$  must equal both  $a'_k$  and  $b''_k$ .

### 3 Static Fan-out Handling with Adaptor Elements

To handle fan-out in general circuits, we introduce static multiplicative "Adaptor Elements." If an output wire  $W_y$  (with labels  $\ell_{y,0}, \ell_{y,1}$ ) feeds an input wire  $W_{xi}$  that requires different labels, the garbler pre-computes and publishes a static factor  $T_{i,k}$ :

$$\ell_{xi,k} \equiv \ell_{y,k} \cdot T_{i,k} \pmod{N}$$

The garbler, knowing all base labels during setup, computes this factor as  $T_{i,k} \equiv \ell_{xi,k} \cdot (\ell_{y,k})^{-1} \pmod{N}$ . These adaptors become part of the public circuit parameters.

### 4 Reblinding

To reblind the circuit, one can raise the input labels to a secret exponent. The adaptor elements must also be reblinded. For k rounds of reblinding (i.e. reusing the circuit k times), the garbler publishes pairwise coprime public exponents  $u_1, \ldots, u_k$  and derives a secret value  $s = \prod_i r_i^{-1} \pmod{\phi(N)}$ . The garbler then publishes the reblinded adaptor elements  $T_{i,k}^s$ .

This allows the evaluator to non-interactively compute any singly reblinded adaptor elements:

$$T_{i,k}^{\frac{1}{r_i}} = (T_{i,k}^s)^{\prod_{j \neq i} r_j}$$

The evaluator can also recover the plaintext  $T_{i,k}$  by raising  $T_{i,k}^s$  to the power of  $\prod_i r_i$ .

### 5 Verifiability and Circuit Correctness

The evaluator can verify the correctness of the garbled circuit's structure by checking each gate in plaintext. Consequently, the garbler only needs to prove in zeroknowledge that the circuit's inputs and outputs (which are committed to) were reblinded correctly. Thus, the proving complexity amounts to proving in zeroknowledge about 2400 exponentiations with small exponents.

## 6 Communication Complexity and Onchain Footprint

The primary communication cost is the off-chain transfer of the garbled circuit. A SNARK verifier circuit (e.g., Groth16) may have  $\sim$ 5 billion gates. With an average fan-out of 2-4 and a 256-byte RSA modulus, the adaptor elements dominate the circuit size. For each fan-out connection, two adaptors are needed (for logic 0 and 1).

• Off-chain size:

$$5 \cdot 10^9 \text{ gates} \cdot 2 \frac{\text{fan-out}}{\text{gate}} \cdot 2 \frac{\text{elements}}{\text{fan-out}} \cdot 256 \frac{\text{bytes}}{\text{element}} \approx 5 \text{ TB}$$

Although sharing the circuit takes about 1.8 days with a 250 Mbps upload speed, this is a one-time setup cost.

• **On-chain 'assertTx' size:** For a proof of 128 bytes and a 20-byte public input, the garbler must commit to the circuit's input labels. This is optimized by publishing encrypted labels during setup and revealing 16-byte decryption keys on-chain.

148 bytes 
$$\cdot 8 \frac{\text{wires}}{\text{byte}} - \left(2 \frac{\text{labels}}{\text{wire}} \cdot 16 \frac{\text{bytes}}{\text{label}} + 1 \frac{\text{dec\_key}}{\text{wire}} \cdot 16 \frac{\text{bytes}}{\text{dec\_key}}\right) \approx 56 \text{ kB}$$

• **On-chain 'disproveTx' size:** This transaction is minimal. It simply reveals the hash of the output label for '0', signifying that the SNARK proof was invalid.

## 7 Reusable Sub-Circuits

The circuit size of a Groth16 verifier is dominated by  $\approx 30,000$  field-multiplication gates in a 256-bit prime field. Instead of garbling the full circuit we instantiate a small library of *sub-circuits*—field multiplication, addition, subtraction and inversion— and reuse each one  $k \approx 30,000$  times. All blocks share the public RSA modulus N and exponent set  $\{e, e_1, \ldots, e_4\}$ ; only their wire labels differ. **Connector construction.** Assume the last wire of sub-circuit *i* carries the label  $y_1^{r_i}$  and the first wire of sub-circuit *i*+1 expects  $x_2^{r_{i+1}}$ . Write the desired connector as a product with disjoint randomness

$$C_{i} = \frac{x_{2}^{r_{i+1}}}{y_{1}^{r_{i}}} = \underbrace{\frac{x_{2}^{r_{i}}}{y_{1}^{r_{i}}}}_{C_{o}^{r_{i}}} \cdot \underbrace{\frac{x_{2}^{r_{i+1}-r_{i}}}{z_{b}^{r_{i+1}-r_{i}}}}_{C_{b}^{r_{i+1}-r_{i}}}.$$

During setup the garbler publishes the reblinded powers  $C_a^{s_a}$  and  $C_b^{s_b}$  with

$$s_a = r_1 r_2 \cdots r_k \mod pq,$$
  

$$s_b = (r_2 - r_1)\alpha_1 \cdot (r_3 - r_2)\alpha_2 \cdot \ldots \cdot (r_k - r_{k-1})\alpha_k \mod pq,$$

and fresh random  $\alpha_1, \ldots, \alpha_k \in \mathbb{Z}_{pq}^*$ . They also reveal the *public* inverses

$$\{r_i^{-1}\}, \left\{\left((r_{i+1}-r_i)\alpha_i\right)^{-1}\right\}, \ \{\alpha_i^{-1}\}, \quad i=1,\ldots,k,$$

where all  $r_i^{-1}$  are chosen from a sequence of small primes such as 13, 17, 23, ....

**Computation of connectors.** The evaluator reconstructs every needed connector in two steps:

$$C_a^{r_i} = (C_a^{s_a})^{\prod_{j \neq i} r_j^{-1}},$$
  

$$C_b^{r_{i+1}-r_i} = (C_b^{s_b})^{\alpha_i^{-1} \prod_{j \neq i} ((r_{j+1}-r_j)\alpha_j)^{-1}},$$

then multiplies the two results to get  $C_i = C_a^{r_i} \cdot C_b^{r_{i+1}-r_i}$ .

**Zero-knowledge proofs for inverse exponents.** The only values that cannot be checked in plaintext are the published inverse exponents themselves. For each pair (A, B) where B is claimed to be  $A^{-1} \mod pq$ , the garbler proves in zero knowledge that  $AB \equiv 1 \pmod{pq}$ . This is a single modular multiplication witness per round of reblinding (i.e.  $\approx 30000$  multiplications in total) and is far cheaper than an exponentiation proof.

**Circuit size and performance.** A 256-bit modular-multiplication sub-circuit contains about 700,000 gates; with an average fan-out of 3 and two adaptor elements per wire, this amounts to

$$700,000 \times 2 \times 2 \times 256$$
 bytes  $\approx 720$  MB.

Each re-use of a sub-circuit contributes only the two 256-byte values  $((r_{i+1} - r_i)\alpha_i)^{-1}$  and  $\alpha_i^{-1}$ . For  $k \approx 30,000$  invocations this is

$$k \times 2 \times 256 \text{ B} \approx 15 \text{ MB},$$

while proving correctness requires only about 30000 modular multiplications. Thus, the overall circuit size about 735 MB.

Avoiding telescoping with two-phase reuse. To rule out telescoping attacks, we instantiate *two* copies of every sub-circuit type (e.g. Mul-A and Mul-B) and forbid using the same instance twice in a row. Because consecutive hops now move between labels rooted in different base elements, a product such as  $(x^{(B)})^{r_{i+1}-r_i} \cdot (x^{(A)})^{r_{i+2}-r_{i+1}}$  no longer collapses into a single power, preventing forward derivation of unpublished labels. The sub-circuit size and connector count is doubled, so the off-chain payload becomes  $\approx 1.44$  GB.

## 8 Conclusion

BitVM3 significantly advances Bitcoin's contracting capabilities by using an RSAbased garbled circuit to move SNARK verification off-chain. This approach reduces the on-chain footprint to a 56 kB assertTx and a 200-byte disproveTx, but requires a multi-terabyte off-chain data setup; introducing reusable sub-circuits and their connector elements cuts this requirement down to roughly 1.4 GB. While this trade-off enables much more capital efficient trust-minimized bridges for second layers like rollups and sidechains, future work must focus on reducing the off-chain data burden even further and on exploring techniques for safely reusing the entire verifier. Ultimately, BitVM3 demonstrates a viable path toward using Bitcoin as a secure settlement layer for arbitrarily complex computations.